

DESIGN YOUR OWN VIDEO GAME CONSOLE

A BEGINNER'S GUIDE TO VIDEO GAME CONSOLE AND EMBEDDED
SYSTEM DESIGN, DEVELOPMENT, AND PROGRAMMING.

André LaMothe

Nurve Networks LLC

Design Your Own Video Game Console

A Beginner's Guide to Video Game Console and Embedded System Design, Development, and Programming.

Copyright © 2004-2005 Nurve Networks LLC

Publisher

Nurve Networks LLC

Author

Andre' LaMothe

Editor/Technical Reviewer

Alex Varanese

Printing

0001

ISBN

Pending

All rights reserved. No part of this book shall be reproduced, stored in a retrieval system, or transmitted by any means, electronic, mechanical, photocopying, recording, or otherwise, without written permission from the publisher. No patent liability is assumed with respect to the user of the information contained herein. Although every precaution has been taken in the preparation of this book, the publisher and authors assume no responsibility for errors or omissions. Neither is any liability assumed for damages resulting from the use of the information contained herein.

Trademarks

All terms mentioned in this book that are known to be trademarks or service marks have been appropriately capitalized. Nurve Networks LLC cannot attest to the accuracy of this information. Use of a term in this book should not be regarded as affecting the validity of any trademark or service mark.

Warning and Disclaimer

Every effort has been made to make this book as complete and as accurate as possible, but no warranty or fitness is implied. The information provided is on an **“as is”** basis. The authors and the publisher shall have neither liability nor any responsibility to any person or entity with respect to any loss or damages arising from the information contained in this book.

The example companies, organizations, products, domain names, e-mail addresses, logos, people, places, and events depicted herein are fictitious. No association with any real company, organization, product, domain name, e-mail address, logo, person, place, or event is intended or should be inferred.

eBook License

This eBook may be printed for personal use and (1) copy may be made for archival purposes, but may not be distributed by any means whatsoever, sold, resold, in any form, in whole, or in parts. Additionally, the contents of the CD this eBook came on relating to the design, development, imagery, or any and all related subject matter pertaining to the XGameStation™ Micro Edition are copyrighted as well and may not be distributed in any way whatsoever in whole or in part. Individual programs are copyrighted by their respective owners and may require separate licensing.

Licensing, Terms & Conditions

NURVE NETWORKS LLC, INC. END-USER LICENSE AGREEMENT FOR XGAMESTATION™ MICRO EDITION HARDWARE, SOFTWARE AND EBOOKS

YOU SHOULD CAREFULLY READ THE FOLLOWING TERMS AND CONDITIONS BEFORE USING THIS PRODUCT. IT CONTAINS SOFTWARE, THE USE OF WHICH IS LICENSED BY NURVE NETWORKS LLC, INC., TO ITS CUSTOMERS FOR THEIR USE ONLY AS SET FORTH BELOW. IF YOU DO NOT AGREE TO THE TERMS AND CONDITIONS OF THIS AGREEMENT, DO NOT USE THE SOFTWARE OR HARDWARE. USING ANY PART OF THE SOFTWARE OR HARDWARE INDICATES THAT YOU ACCEPT THESE TERMS.

GRANT OF LICENSE: NURVE NETWORKS LLC (the "Licensor") grants to you this personal, limited, non-exclusive, non-transferable, non-assignable license solely to use in a single copy of the Licensed Works on a single computer for use by a single concurrent user only, and solely provided that you adhere to all of the terms and conditions of this Agreement. The foregoing is an express limited use license and not an assignment, sale, or other transfer of the Licensed Works or any Intellectual Property Rights of Licensor.

ASSENT: By opening the files and or packaging containing this software and or hardware, you agree that this Agreement is a legally binding and valid contract, agree to abide by the intellectual property laws and all of the terms and conditions of this Agreement, and further agree to take all necessary steps to ensure that the terms and conditions of this Agreement are not violated by any person or entity under your control or in your service.

OWNERSHIP OF SOFTWARE AND HARDWARE: The Licensor and/or its affiliates or subsidiaries own certain rights that may exist from time to time in this or any other jurisdiction, whether foreign or domestic, under patent law, copyright law, publicity rights law, moral rights law, trade secret law, trademark law, unfair competition law or other similar protections, regardless of whether or not such rights or protections are registered or perfected (the "Intellectual Property Rights"), in the computer software and hardware, together with any related documentation (including design, systems and user) and other materials for use in connection with such computer software and hardware in this package (collectively, the "Licensed Works"). ALL INTELLECTUAL PROPERTY RIGHTS IN AND TO THE LICENSED WORKS ARE AND SHALL REMAIN IN LICENSOR.

RESTRICTIONS:

- (a) You are expressly prohibited from copying, modifying, merging, selling, leasing, redistributing, assigning, or transferring in any matter, Licensed Works or any portion thereof.
- (b) You may make a single copy of software materials within the package or otherwise related to Licensed Works only as required for backup purposes.
- (c) You are also expressly prohibited from reverse engineering, decompiling, translating, disassembling, deciphering, decrypting, or otherwise attempting to discover the source code of the Licensed Works as the Licensed Works contain proprietary material of Licensor. You may not otherwise modify, alter, adapt, port, or merge the Licensed Works.
- (d) You may not remove, alter, deface, overprint or otherwise obscure Licensor patent, trademark, service mark or copyright notices.
- (e) You agree that the Licensed Works will not be shipped, transferred or exported into any other country, or used in any manner prohibited by any government agency or any export laws, restrictions or regulations.
- (f) You may not publish or distribute in any form of electronic or printed communication the materials within or otherwise related to Licensed Works, including but not limited to the object code, documentation, help files, examples, and benchmarks.

TERM: This Agreement is effective until terminated. You may terminate this Agreement at any time by uninstalling the Licensed Works and destroying all copies of the Licensed Works both HARDWARE and SOFTWARE. Upon any termination, you agree to uninstall the Licensed Works and return or destroy all copies of the Licensed Works, any accompanying documentation, and all other associated materials.

WARRANTIES AND DISCLAIMER: EXCEPT AS EXPRESSLY PROVIDED OTHERWISE IN A WRITTEN AGREEMENT BETWEEN LICENSOR AND YOU, THE LICENSED WORKS ARE NOW PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR THE WARRANTY OF NON-INFRINGEMENT. WITHOUT LIMITING THE FOREGOING, LICENSOR MAKES NO WARRANTY THAT (i) THE LICENSED WORKS WILL MEET YOUR REQUIREMENTS, (ii) THE USE OF THE LICENSED WORKS WILL BE UNINTERRUPTED, TIMELY, SECURE, OR ERROR-FREE, (iii) THE RESULTS THAT MAY BE OBTAINED FROM THE USE OF THE LICENSED WORKS WILL BE ACCURATE OR RELIABLE, (iv) THE QUALITY OF THE LICENSED WORKS WILL MEET YOUR EXPECTATIONS, (v) ANY ERRORS IN THE LICENSED WORKS WILL BE CORRECTED, AND/OR (vi) YOU MAY USE, PRACTICE, EXECUTE, OR ACCESS THE LICENSED WORKS WITHOUT VIOLATING THE INTELLECTUAL PROPERTY RIGHTS OF OTHERS. SOME STATES OR JURISDICTIONS DO NOT ALLOW THE EXCLUSION OF IMPLIED WARRANTIES OR LIMITATIONS ON HOW LONG AN IMPLIED WARRANTY MAY LAST, SO THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU. IF CALIFORNIA LAW IS NOT HELD TO APPLY TO THIS AGREEMENT FOR ANY REASON, THEN IN JURISDICTIONS WHERE WARRANTIES, GUARANTEES, REPRESENTATIONS, AND/OR CONDITIONS OF ANY TYPE MAY NOT BE DISCLAIMED, ANY SUCH WARRANTY, GUARANTEE, REPRESENTATION AND/OR WARRANTY IS: (1) HEREBY LIMITED TO THE PERIOD OF EITHER (A) FIVE (5) DAYS FROM THE DATE OF OPENING THE PACKAGE CONTAINING THE LICENSED WORKS OR (B) THE SHORTEST PERIOD ALLOWED BY LAW IN THE APPLICABLE JURISDICTION IF A FIVE (5) DAY LIMITATION WOULD BE UNENFORCEABLE; AND (2) LICENSOR'S SOLE LIABILITY FOR ANY BREACH OF ANY SUCH WARRANTY, GUARANTEE, REPRESENTATION, AND/OR CONDITION SHALL BE TO PROVIDE YOU WITH A NEW COPY OF THE LICENSED WORKS. IN NO EVENT SHALL LICENSOR OR ITS SUPPLIERS BE LIABLE TO YOU OR ANY THIRD PARTY FOR ANY SPECIAL, INCIDENTAL, INDIRECT OR CONSEQUENTIAL DAMAGES OF ANY KIND, OR ANY DAMAGES WHATSOEVER, INCLUDING, WITHOUT LIMITATION, THOSE RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER OR NOT LICENSOR HAD BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, AND ON ANY THEORY OF LIABILITY, ARISING OUT OF OR IN CONNECTION WITH THE USE OF THE LICENSED WORKS. SOME JURISDICTIONS PROHIBIT THE EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES, SO THE ABOVE LIMITATIONS MAY NOT APPLY TO YOU. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.

SEVERABILITY: In the event any provision of this License Agreement is found to be invalid, illegal or unenforceable, the validity, legality and enforceability of any of the remaining provisions shall not in any way be affected or impaired and a valid, legal and enforceable provision of similar intent and economic impact shall be substituted therefore.

ENTIRE AGREEMENT: This License Agreement sets forth the entire understanding and agreement between you and NURVE NETWORKS LLC, supersedes all prior agreements, whether written or oral, with respect to the Software, and may be amended only in a writing signed by both parties.

NURVE NETWORKS LLC
402 Camino Arroyo West
Danville, CA 94506
support@nurve.net

Table of Contents

CHAPTER 1

Chapter 1	8
Introduction to Electronics, Electrons and Light Speed.....	8
1.1 Introduction to Digital and Analog Electronics	8
1.1.1 Analog Electronics.....	8
1.1.2 Digital Electronics.....	10
1.2 Units of Measure and Their Origins	11
1.2.1 SI System Prefixes	12
1.3 Atomic Theory: Electrons and Holes	13
1.3.1 The Bohr Model & The Periodic Table	13
1.3.2 Ions and Isotopes	16
1.3.3 Conductors, Insulators, and Valence	16
1.4 Current & Voltage	18
1.4.1 Current Defined	19
1.4.2 Voltage Uncovered.....	20
1.4.3 Generating Voltage	22
1.4.3.1 Chemical Batteries.....	22
1.4.4 Generating Voltage with Magnetic Fields	25
1.4.5 The Photoelectric Effect.....	26
1.5 Alternating and Direct Current	27
1.5.1 Direct Current/Voltage.....	27
1.5.2 Alternating Current / Voltage.....	29
1.6 OHM'S Law and Power.....	31
1.6.1 Understanding Power.....	32
1.7 Introduction to Discrete Components	35
1.7.1 Resistors	36

1.7.1.1 Reading Resistor Color Codes	37
1.7.2 Capacitors	39
1.7.2.1 The Physics of a Capacitor.....	40
1.7.2.2 Types of Capacitors.....	41
1.7.3 Inductors.....	43
1.7.3.1 Inductor Operation	43
1.7.4 Transformers	44
1.7.4.1 Transformer Operation	44
1.7.4.2 Putting Transformers to Use.....	45
1.7.5 Semiconductor Devices and the P-N Junction.....	45
1.7.5.1 N-Type Semiconductors	46
1.7.5.2 P-Type Semiconductors	47
1.7.5.3 The P-N Junction	48
1.7.5.4 The Diode	50
1.7.5.5 The Transistor (Bipolar Junction Transistor)	52
1.8 Using Basic Electronics Equipment	54
1.8.1 Test Equipment	54
1.8.1.1 The Power Supply	54
1.8.1.2 The Multimeter.....	55
1.8.1.3 The Logic Probe	58
1.8.1.4 The Oscilloscope	59
1.8.1.5 The Logic Analyzer	60
1.8.2 Building Materials	60
1.8.2.1 Basic Tools and Wire.....	60
1.8.2.2 Prototype Boards	61
1.8.2.3 Wire Wrapping	62
1.8.2.4 Soldering Irons.....	64

Summary	65
Important Terms	65
Self-Test	66

CHAPTER 2

Chapter 2	5
Basic Analog Circuit Analysis	5
2.1 What is Circuit Analysis?	6
2.1.1 Ohm's Law Revisited	7
2.1.2 Power Calculations	9
2.2 Kirchhoff's Laws	10
2.2.1 Kirchhoff's Current Law	10
2.2.2 Kirchhoff's Voltage Law	11
2.2.3 Series and Parallel Resistor Circuits	13
2.2.3.1 Series Resistor Analysis	14
2.2.3.2 Parallel Resistor Analysis	15
2.3 Voltage Dividers	18
2.3.1 Voltage Dividers and Loading	20
2.4 Practical Examples	24
2.4.1 Lighting an LED	24
2.4.2 Limiting Current to a Port	27
2.4.3 Creating a Simple Voltage Regulator	28
2.5 Comments on Nodal and Mesh Analysis	33
2.6 Circuit Simulation with SPICE	33
2.6.1 The SPICE Language	34
2.6.1.1 Coding a Simple SPICE Model	35
2.6.1.2 Schematic Entry of a SPICE Model	38

Summary 47

Important Terms 47

CHAPTER 3

Chapter 3 7

Analog Design with Discrete Components 7

3.1 Basic Mechanical Components 7

3.1.1 Switches 8

3.1.1.1 Momentary Switches 9

3.1.1.2 Slide Switches 11

3.1.1.3 DIP Switches 11

3.1.1.4 Rotary Switches 14

3.1.1.5 A Plethora of Switches 15

3.1.2 Potentiometers 16

3.2 Capacitor Circuits 18

3.2.1 Capacitor Models 20

3.2.1.1 Charging 21

3.2.1.2 Discharging 22

3.2.2 Capacitors in Series and Parallel 22

3.2.2.1 Capacitors in Parallel 22

3.2.2.2 Capacitors in Series 23

3.2.3 RC Circuits 24

3.2.3.1 General 24

3.2.3.2 RC Charging Analysis 25

3.2.3.3 RC Discharging Analysis 26

3.2.4 Low Pass Filters 27

3.2.5 High pass Filters 30

3.2.6 POR - Power On Reset Circuits	31
3.2.6.1 POR Analysis.....	32
3.2.7 Bypass and Power Feed Capacitors	34
3.3 Inductor Circuits	35
3.3.1 Inductors Model.....	36
3.3.2 Inductors in Series and Parallel	37
3.3.3 The Step Response of an Inductor	38
3.3.4 RLC Circuits	38
3.3.4.1 Series RLC	38
3.3.4.2. Parallel RLC.....	39
3.4 Diodes	40
3.4.1 Rectifiers	41
3.4.1.1 Half-Wave Rectification	41
3.4.1.2 Full Wave Rectification	41
3.5.1 Zener Diodes.....	44
3.6 Transformers.....	46
3.6.1 The Step Up/Down Action	46
3.7 Power supplies.....	47
3.7.1 Voltage regulators	47
3.7.1.1 Stage 1: Rectification and Filtering.....	48
3.7.1.2 Stage 2: Regulation	49
3.8 Example Power Supply Designs.....	50
3.8.1 5V with the LM/UA7805.....	51
3.8.1.1 Output Polarity and Reverse Bias Protection	52
3.8.1.2 Input Voltage and Heat Management.....	52
3.8.2 12V with the LM/UA7812.....	53
3.8.3 3.3V with the TI TPS76933DBVT.....	54

3.8.3.1 Following the Datasheet	56
3.8.4 Multiple Voltage Systems	56
3.9 Transistor Basics	57
3.9.1 Transistor Properties and Rules.....	58
3.9.1 Transistor Switching	60
3.9.1.1 Switch Off - Transistor off	60
3.9.1.2 Switch On - Transistor on	60
3.9.2 Emitter Followers and Impedance Reflection.....	62
3.9.3 Amplification	63
3.10 Framework for TTL/CMOS Logic.....	64
3.10.1 Creating a Convention.....	65
3.10.1.1 Building an Inverter.....	67
3.10.1.2 Building a NAND Gate	68
3.10.1.3 Building a NOR Gate	70
3.11 Clock Generators	71
3.11.1 The 555 Timer	74
Summary.....	75

CHAPTER 4

Chapter 4	6
Entering the Digital Realm	6
4.1 Logic Symbols and Truth Tables	6
4.1.1 Logic Conventions.....	6
4.2 Boolean Algebra	8
4.2.1 Basic Laws	8
4.2.1.1 Simple Arithmetic Laws	8
4.2.1.2 Algebraic Identities	9

4.2.1.3 Algebraic Properties	10
4.2.2 DeMorgan's Theorem(s) and Bubble Pushing	11
4.2.2.1 Sum of Products	12
4.2.2.2 Product of Sums	13
4.3 Switching Standards and Logic Families	14
4.3.1 TTL Families.....	15
4.3.2 CMOS Families	15
4.3.3 Reading Datasheets.....	16
4.3.3.1 Interpreting TTL Datasheets.....	17
4.3.3.2 Interpreting CMOS Datasheets	18
4.4 Loading Concepts	19
4.4.1 TTL Loading	19
4.4.1.1 TTL Driving HIGH	20
4.4.1.2 TTL Driving LOW	21
4.4.2 CMOS Loading.....	22
4.5 Tri-state Logic	23
4.6 Timing Diagrams.....	25
4.6.1. Timing Diagram Conventions.....	25
4.6.1.1 Asynchronous Timing Diagrams.....	27
4.6.1.2 Synchronous Timing Diagrams	28
4.6.2 General Rules of Decoding Timing Diagrams.....	30
4.7 Some Real World IC DIP Packages	30
4.7.1 DIP Package Mechanicals	30
4.7.2 Example DIP Implementations of Logic Functions	32
4.8 Implementing Boolean Functions with Chips.....	39
4.8.1 Binary Math Review	39
4.8.1.1 One's Complement and Two's complement.....	42

4.8.1.2 Constructing Two's Complement Numbers	43
4.8.2 Half Adder	46
4.8.3 Full Adder	48
4.8.3.1 Building a Full Adder.....	49
4.9 Mixing Logic Families.....	51
4.9.1 CMOS Driving TTL	52
4.9.2 TTL Driving CMOS	53
Summary.....	53

CHAPTER 5

Chapter 5	6
Hardware Construction Techniques	6
5.1 General Introduction to Real Circuits, Noise and EMI	6
5.1.1 Current Loops and Grounding Concepts	7
5.1.2 Capacitive Coupling	10
5.1.3 Crosstalk	11
5.2 Construction Techniques	12
5.2.1 Breadboards	13
5.2.2 Experimenter Boards.....	14
5.2.2.1 Rules with Experimenter Boards	15
5.2.3 Perf Boards	16
5.2.4 Vector Boards.....	17
5.2.5 Specialty Cards	17
5.2.6 ISA.....	18
5.2.7 PCI.....	18
5.3 Soldering	18
5.3.1 Soldering Irons	19

5.3.1.1 Safety	20
5.3.1.2 Soldering Techniques	21
5.3.1.3 Thru Hole Soldering	21
5.3.1.4 Surface Mount Soldering	22
5.3.1.5 The Wrong Way to Solder SMT Fine Pitch Many Leaded Devices.....	27
5.4 Wire Wrapping	28
5.4.1 Wire Wrapping Steps	32
5.5 Printed Circuit Boards	33
5.5.1 PCB Objects	34
5.5.1.1 Layers	34
5.5.1.2 Nets.....	37
5.5.1.3 Traces	39
5.5.1.4 Vias	39
5.5.1.5 Power Planes.....	40
5.5.1.6 Pads.....	41
5.5.1.7 Footprints.....	41
5.5.1.7 Fills.....	43
5.5.2 PCB Design Tools	44
5.5.3 Steps in a PCB Design.....	48
5.5.3.1 Schematic Capture	49
5.5.3.2 Layout and Routing.....	50
5.5.3.3 Simulation	53
5.5.3.4 Manufacturing Output: Gerber Files	54
5.5.4 PCB Layout Considerations and Techniques	59
5.5.4.1 Component Placement	60
5.5.4.2 Power Lines	60
5.5.4.3 Power Planes.....	60

5.5.4.4 Clocks	60
5.5.4.5 Buses	60
5.5.5 High Speed Design	60
5.5.6 Manufacturing.....	61
5.5.6.1 Building PCBs.....	61
5.5.6.2 Design for Manufacture	61
5.5.6.3 Buying Parts	62
5.5.6.4 Assembly	63
5.5.6.5 Contract Manufacturers	63
Summary.....	63

CHAPTER 6

Chapter 6	6
Combinational Logic and SSI/MSI Blocks	6
6.1 The Glue of Circuits	6
6.2 Logic Simplification	7
6.2.1 DeMorgan's Theorem Revisited.....	7
6.2.2 Bubble Pushing.....	9
6.2.2 Formalizing Functions	10
6.2.2.1 Minterm Forms.....	11
6.2.2.2 Maxterm Forms.....	12
6.2.3 Karnaugh Maps and Minimization.....	13
6.2.3.1 Implicants.....	14
6.2.3.2 One's Looping.....	14
6.2.3.3 Hamming Distance and K-Maps.....	15
6.2.3.4 3-Variable K-Maps	16
6.2.3.5 4-Variable K-Maps	18

6.2.3.6 Don't Care Values.....	20
6.2.3.7 Maximizing Coverage	20
6.2.3.8 Quine-McCluskey	21
6.3 SSI / MSI Blocks	21
6.3.1 Decoders	22
6.3.1.1 Implementing Logic Functions with Decoders.....	26
6.3.1.2 Display Drivers.....	26
6.3.2 Multiplexers	31
6.3.3 Shift Registers	35
6.3.3.1 Parallel In / Serial Out Shift Registers	37
6.3.3.2 Serial In / Parallel Out Shift Registers	38
6.3.4 Buffers	40
6.3.4.1 Drivers/Buffers	41
6.3.4.2 Latches	44
6.3.4.3 Transceivers	46
6.3.5 Arithmetic Functions and ALUs.....	47
6.3.5.1 Comparators	48
6.3.5.2 Adders	51
6.3.5.3 ALUs	53
Summary.....	55

CHAPTER 7

Chapter 7	4
Changing Your Mind with Flip Flops State Machines and Sequential Logic.....	4
7.1 Low Level Flip Flop Implementation	4
7.1.1 Real World Flip Flops	6
7.1.1.1 Characteristic Tables	7

7.1.2 Flip Flop Hardware Implementations	8
7.1.2.1 D-Type	8
7.1.2.2 JK-Type (T-Type).....	11
7.2 Counters.....	13
7.2.1 Discrete Implementation of 2-Bit Binary Up-Counter	14
7.2.2 Counter Packages.....	16
7.3 Sequential Logic Design Concepts.....	20
7.3.1 State Machine Design	20
7.3.2 State Diagrams and State Tables	22
7.3.2.1 State Tables.....	24
7.3.2.2 Deriving the Combinatorial Logic for the Outputs and Next State.....	24
7.3.3 Sequential Circuit Design Algorithm.....	26
7.3.3.1 More Example State Machines: Pattern Detector	27
Summary.....	29

CHAPTER 8

Chapter 8.....	6
Computer Architecture Fundamentals; Microprocessors, Microcontrollers, Microprogramming, and Marble Madness	6
8.1 Introduction to Computers and Embedded Systems	6
8.2 Microprocessors and Microcontrollers	8
8.2.1 Microprocessors	9
8.2.1.1 Staring up Microprocessor Based Systems	18
8.2.2 Microcontrollers	19
8.2.3 Digital Signal Processors	21
8.2.4 RISC vs. CISC.....	22
8.2.4.1 CISC Design	22

8.2.4.2 The RISC Argument	22
8.3 Assembly Language and Machine Code	22
8.4 Processor Architecture.....	25
8.4.1 Von Neumann vs. Harvard Architecture.....	25
8.4.2 Instruction Execution	27
8.5 Register Transfer Logic and Datapaths	28
8.5.1 Register Transfer Logic Syntax	29
8.6 Microprogramming and Microcode	32
8.6.1 Arithmetic Microoperations.....	34
8.6.2 Logic Microoperations	34
8.6.3 Shift Microoperations.....	36
8.6.4 Memory Microoperations.....	38
8.6.5 Microprocessor Design with RTL Review	38
8.7 External Architecture.....	38
8.7.1 Data Bus.....	39
8.7.2 Address Bus	40
8.7.3 Control Bus.....	41
8.8 Internal Architecture	42
8.8.1 Standard One Bus Architecture	43
8.8.2 Two and Three Bus Architectures.....	48
8.8.2 Control Unit and Micro Sequencer	50
8.9 Advanced Architecture Concepts	51
8.9.1 Pipelining	52
8.9.1.1 Problems with Pipelining	54
8.9.1.2 Making Faster Pipelines	55
8.9.2 Caches	56
8.9.3 Multiple Execution Cores	56

8.10 Processor Addressing Modes	57
8.10.1 Implied Addressing.....	57
8.10.2 Register Addressing	57
8.10.3 Immediate Addressing.....	57
8.10.4 Direct / Absolute Addressing	58
8.10.5 Indexed Addressing.....	58
8.10.6 Relative Addressing	59
8.11 Interrupts	59
8.11.1 Hardware Interrupt Details	60
8.11.2 Software Interrupts, Traps, and Operating Systems.....	61
8.12 Processor Electrical Considerations	63
8.12.1 Drive	63
8.12.2 Clocking.....	64
8.12.4 Power	65
8.13 Computer System Architecture	70
8.13.1 The Processing Unit.....	71
8.13.1.1 Microprocessor Based Designs.....	71
8.13.1.2 Microcontroller Based Designs.....	72
8.14 Embedded System Computer Organization	76
8.14.1 Restart Vectors and Addressing	80
8.14.2 Design Steps	81
8.14.3 Memory Architecture and Addressing.....	82
8.14.3.1 RAM	85
8.14.3.2 ROM	89
8.14.4 Memory Organization.....	96
8.14.5 Decoding Schemes	97
8.14.5.1 Memory Decoding Example 1: Simple Memory Map	100

8.14.5.2 Memory Decoding Example 2: Using Decoders.....	105
8.14.6 Accessing Memory	109
8.14.6.1 6502 Timing Diagrams.....	110
8.14.7 Memory Timing Diagrams	113
8.14.7.1 Read Memory Timing	115
8.14.7.2 Write Memory Timing.....	115
8.14.8 Bus Buffering and Exporting	115
8.14.8.1 Buffering the Address Buss	117
8.15 Adding I/O Devices and Peripherals	117
8.15.1 Memory Mapped I/O Interfacing.....	118
8.15.2 Programmed I/O Interfacing.....	119
8.15.3 Peripherals	121
8.15.4 DMA.....	122
8.16 Software and Firmware.....	123
8.16.1 Startup Software.....	123
Summary.....	128

CHAPTER 9

Chapter 9	8
Designing Microprocessor & Microcontroller Based Game Systems.....	8
9.1 Minimal Computer Design Goals	8
9.2 Example Embedded Computer Systems.....	11
9.3 Building an SX28 Based System	11
9.3.1 SX28 Internal Organization and Software Model.....	11
9.3.1.1 Features.....	12
9.3.2 SX28 Functional Description and Register Map	18
9.3.2.1 Program Memory.....	18

9.3.2.2	Jump Tables	20
9.3.3.3	Data Memory	22
9.3.3.4	Register Set	25
9.3.3	SX28 Chip Pinout	27
9.3.4	Minimal SX28 Embedded System Design	29
9.3.5	Introduction to Programming the SX28	32
9.3.5.1	Writing and Reading the Ports	33
9.3.5.2	Addition	35
9.3.5.3	Loops	37
9.3.6	Booting the SX28	38
9.4	Building a 6502 Based System	40
9.4.1	6502 Internal Organization and Software Model	41
9.4.2	Features	41
9.4.3	Functional Description and Register Map	42
9.4.3.1	6502 Memory Map	43
9.4.3.2	6502 Chip Pinout	45
9.4.4	Minimal 6502 Embedded System Design	47
9.4.4.1	Building 6502 the I/O Port	52
9.4.5	Introduction to Programming the 6502	55
9.4.5.1	6502 Addressing Modes	55
9.4.5.2	Math Operations	57
9.4.5.3	Looping and Counting	57
9.4.5.4	The Stack	58
9.4.6	Booting the 6502	58
9.4.6	6502 XGS Prototype	64
9.5	Building a 6809 Based System	64
9.5.1	6809 Internal Organization and Software Model	66

9.5.2 Features	67
9.5.3 Functional Description and Register Map	68
9.5.3.1 6809 Memory Map.....	69
9.5.3.2 6809 Chip Pinout	71
9.5.4 Minimal 6809 Embedded System Design	73
9.5.4.1 Building 6809 the I/O Port	74
9.5.5 Introduction to Programming the 6809.....	76
9.5.5.1 6809 Addressing Modes.....	76
9.5.5.2 Math Operations	78
9.5.5.3 Looping and Counting	79
9.5.5.4 The Stack.....	79
9.5.5.5 Booting the 6809.....	79
9.5.6 6809 XGS Prototype	85
9.6 Z80 XGS Prototype.....	86
9.7 Adding Features to Complete a Game Console.....	86
9.8 Interfacing Fundamentals	87
9.8.1 Bus Buffering.....	87
9.9 Graphics.....	88
9.9.1 Display Technologies	88
9.9.2 Raster Display Basics	89
9.9.2.1 Interlaced and Non-Interlaced Displays.....	90
9.9.3 NTSC/PAL Basics	91
9.9.3.1 RS-170/A Standard.....	91
9.9.3.2 Generating Scanlines	93
9.9.3.3 Vertical Synchronization	97
9.9.3.4 Determining Vertical Screen Layout.....	97
9.9.4 Adding Color.....	99

9.9.5 Mathematical Analysis of Color	101
9.9.5.1 Chroma Signals	102
9.9.5.2 Putting It All Together	103
9.9.6 RGB/VGA Basics	106
9.9.6.1 Generating a VGA Signal	106
9.9.6.2 Generating the Timing for VGA	110
9.9.7 Vector Graphics Basics	114
9.9.8 Software / Microcontroller Based Graphics	116
9.9.8.1 Microcontroller Based GPU	117
9.9.8.2 Duel Microcontrollers	118
9.9.9 VLSI Hardware Based Graphics	119
9.9.9.1 6545/6845 CRT Controller	119
9.9.9.2 TMS9918A Video Display Processor	120
9.9.9.3 Commodore 6550/6551 Video Interface Chips (VIC)	122
9.9.9.4 Custom Logic Designs	126
9.10 Sound	126
9.10.1 Digital Sound	126
9.10.1.1 Digital Encoding	127
9.10.1.2 Digital Playback	128
9.10.2 FM-Synthesis	129
9.10.2.1 White Noise	129
9.10.3 Hardware Implementations	130
9.10.3.1 Tone Generators	131
9.10.3.2 Digital Sound	131
9.10.4 Sound Chips	132
9.10.4.1 GI AY-3-89xx Series	133
9.10.4.2 Commodore SID Chip	134

9.10.4.3 Texas Instruments SN76489 Complex Sound Generator	137
9.11 Game Controller Input Design	138
9.11.1 Digital Input Switches	139
9.11.2 Interfacing Atari 2600/C64/Amiga Joysticks	141
9.11.3 SEGA Genesis Gamepads	142
9.11.4 Nintendo Entertainment System Gamepads	145
9.11.6 Super NES Controller Interfacing	149
9.12 Communications	149
9.12.1 3/2/1 Wire Serial Communications Schemes	150
9.12.1.1 2 Line Unidirectional Synchronous Communication	150
9.12.1.2 2 Line Asynchronous Communication	151
9.12.1.3 Single Wire Communications	153
9.12.1.4 RS-232C Communications	154
9.13 Game Cartridges	158
9.13.1 Game Cartridge Contains Everything	159
9.13.2 ROM Download to RAM	160
9.13.3 System Contains Startup Code and API/OS ROM	160
9.13.4 Switching out the ROM	161
9.13.5 Bank Switching Schemes and Added Features Via Cartridge	161
9.13.5.1 Adding Hardware Support	162
Summary	162

CHAPTER 10

Chapter 10	4
Developing Software for Embedded Game Console Systems and the XGS	4
10.1 Overview	5
10.2 Why Programming in Assembly Language First?	5

10.2.1	Selecting an Assembler.....	6
10.2.2	Getting Your Code on the ROM.....	6
10.2.3	Augmented Assembly Language with Macro Assemblers.....	7
10.3	Using High Level Languages.....	7
10.3.1	Hardware Considerations.....	8
10.3.2	Performance Considerations.....	9
10.3.3	Compilation, Interpretation, and V-Machines.....	10
10.4	Developing Languages on the XGS ME.....	11
10.5	Using and Developing Development Tools.....	12
10.5.1	Developing a Tool Chain.....	12
10.5.2	The Assembler.....	13
10.5.3	Leveraging GUI Technology.....	13
10.5.4	Writing Utilities.....	13
10.5.5	Creating Libraries and APIs.....	14
10.6	Constrained Memory Programming Techniques.....	14
10.6.1	Bank Switching.....	14
10.6.2	Memory Windowing.....	16
10.6.3	Artificial Address Expansion.....	16
10.6.4	Compression.....	16
10.6.4.1	Run Length Encoding.....	17
10.6.4.2	Delta Encoding.....	17
10.7	Emulation and Simulation.....	18
	Summary.....	18

CHAPTER 11

Chapter 11.....	6
The XGS Micro Edition System Design and Programming.....	6

11.1	Introducing the XGS Micro Edition.....	7
11.1.2	XGS Micro Edition Switches, Adjustments and Indicators.....	8
11.1.2.1	The Power Switch.....	8
11.1.2.2	The XGS ME Power Supply	8
11.1.2.3	The RESET Switch.....	8
11.1.2.4	The SYSMODE Switch.....	8
11.1.2.5	Audio Volume Adjustment	9
11.1.2.6	Video Adjustments.....	9
11.1.2.7	Clock Adjustment.....	9
11.2	The XGS Micro Edition Hardware / Software Model	10
11.2.1	Basic Operation of the XGS ME.....	12
11.2.1.1	The Control Bus.....	14
11.2.1.2	The Power Lines.....	14
11.2.2	Hardware Interfaces and I/O Port Mappings.....	15
11.3	Programming the XGS ME	15
11.4	Power Supply Design.....	17
11.4.1	The 5.0V Supply.....	17
11.4.2	The 3.3V Supply.....	17
11.4.3	The 12.5V Supply.....	18
11.5	Frequency Divider Circuit Design	19
11.6	Joystick Design and Programming	21
11.6.1	Joystick Hardware Description.....	21
11.6.2	Reading The Joysticks	25
11.6.3	Implementing the Read Function in SX52 ASM.....	25
11.6.4	Joystick Demo	28
11.7	Keyboard Interface and Programming.....	30
11.7.1	Communication Protocol from Keyboard to Host.....	32

11.7.1.1 Keyboard Read Algorithm	33
11.8 SRAM Architecture and Programming.....	37
11.8.1 SRAM Hardware Interface	37
11.8.1.1 Random SRAM Access Bandwidth	40
11.8.1.2 Sequential Same Page SRAM Access Bandwidth.....	40
11.8.2 Accessing the SRAM.....	41
11.8.2.1 Address Setup	42
11.8.2.2 Reading from the SRAM.....	43
11.8.2.3 Writing to the SRAM	46
11.8.3 Demo Program	49
11.8.4 Advanced Uses of the SRAM.....	49
11.9 Sound Hardware and Programming	50
11.9.1 The BU8763's Hardware Interface.....	52
11.9.2 Programming the BU8763.....	54
11.9.2.1 The BU8763's Register Map	56
11.9.2.2 Serial Sound Packet Command Driver.....	61
11.9.2.3 Sound Packet Driver Globals	62
11.9.2.4 The Complete Sound Packet Driver	62
11.9.2.5 Calling the Packet Driver	64
11.9.3 Sound Demo Program.....	64
11.10 XGS Video Hardware and NTSC/PAL Programming	65
11.10.1 Video Hardware Description	66
11.10.2 Review of NTSC Video.....	67
11.10.2.1 Interlaced versus Progressive Scans	68
11.10.3 Video Formats and Interfaces	69
11.10.4 Composite Color Video Blanking Sync Interface	70
11.10.5 Color Encoding.....	72

11.10.6 Putting it All Together	73
11.10.6.1 Frame Construction	73
11.10.6.2 Line Construction	74
11.10.6.3 Generating B/W Video Data	75
11.10.6.4 Generating Color Video Data	75
11.10.6.5 NTSC Signal References	76
11.11 Programming The XGS ME Video Hardware	76
11.11.1 Generating a Composite Luma/Chroma Video Signal Voltage.....	76
11.11.1.1 Generating Luma.....	76
11.11.1.2 Generating The Color Burst Signal.....	77
11.11.1.3 Generating a Single Pixel	78
11.11.2 Video Demos.....	80
11.11.2.1 Video Kernel Tips	81
11.11.2.1 Single Color Bar Demo	82
11.11.2.2 Color Bars Demo	88
11.11.2.3 Animated Color Bars Demo.....	89
11.12 The Onboard Programmer.....	90
11.13 XGS 30-Pin Interface and SX52 Headers	94
11.13.1 Expansion Slot Ideas.....	96
11.13.2 SX52 Headers	96
11.14 Multiprocessor Support.....	97
11.14.1 Adding Multiprocessor Support in Firmware	97
11.15 XGS ME Programming Tutorials	98
Summary.....	99
Epilog	99

